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Abstract—In this paper, the implementation of signal process-
ing circuits on a novel translinear Field-Programmable Analog
Array (FPAA) testchip is reported. The FPAA testchip is based
on a 0.35-micron, fully CMOS translinear element, which is the
core block of a reconfigurable analog cell. The FPAA embeds a
5 × 5 cell array. As implementation examples, a four-quadrant
multiplier with five decade dynamic range and a programmable
fourth-order low-pass filter with up to 7MHz bandwidth have
been mapped on the translinear FPAA. 14 cells have been used
for the four-quadrant multiplier while 18 cells were needed for
the fourth-order low-pass filter.
Index Terms—Mixed-signal, Field Programmable Analog Ar-
ray, Translinear Cell, Log-domain Filter, Four-Quadrant Multi-
plier
I. INTRODUCTION
Whenever the design constraints can be fulfilled, Field-
Programmable Analog Arrays (FPAA) highly attractive for
prototyping and low volume products as a fast and cost-
effective alternative to mixed-signal full-custom design.
FPAAs basically consist of an array of configurable analog
blocks and they can be classified in several types depending on
their operation mode, being either continuous-time or discrete-
time and either voltage-mode or current-mode. Continuous-
time devices can be implemented by means of translinear
elements [1, 2], transconductors [3], current integrators [4]
or current conveyors [5], while discrete-time implementations
may use switched capacitor topologies [6, 7] or switched
current circuits. The FPAAs can be configured for applications
such as filtering [8], neural networks [9], industrial con-
trol [10], signal processing [11], V-F converters and aerospace
communications [12], among others.
Since the 1990’s, FPAAs have received the designers atten-
tion because this type of devices provides flexibility in analog
circuit system design, similar to FPGA (Field-Programmable
Gate Arrays) in the digital domain. However, because of
scalability issues and the more reduced modularity of analog
blocks compared to digital counterparts, the development of
reconfigurable analog hardware has been progressing very
slowly. Current FPAAs have struggled to establish a solid
market base, but they have been plagued by poor performance
and a lack of general functionality. Therefore, the FPAAs have
not been as well accepted as FPGAs have. Recently, mixed-
signal devices that integrate a microcontroller and some analog
and digital components that typically surround it constitute
an embedded system called PSoC (Programmable System-
on-Chip), and have been successfully introduced in the mar-
SM
COL
 SM
GATE
SM
EMI
in_north
in
_
w
e
s
t
CTL
o
u
t
in_north
in
_
w
e
s
t
CTL
o
u
t
CTL
o
u
t
in
_
w
e
s
t
in_north
REG
COL
REG
GATE
REG
EMI
PCM
PCAP
EN TE
8 8
7
8
C_BUS
G_BUS
E_BUS
outCTL
inREG
PCS
7
CTL EN
P
C
A
P
8data bus
C
E
1
PCS
6−bit C
T
L
C
T
L
REG
PCS
REG
CAL
TE
TE
o
u
t
PCS
7−bit
C
A
L
o
u
t
c
a
li
b
MODE
TE
C
A
L
_
B
D
IO
D
E
C
A
L
_
C
TE
7
EPM E
P
/E
P
8
6
T
E
C
A
L
_
C
B
IB
2IB
Figure 1. Block diagram of the Reconfigurable Translinear Cell
(RTC) [2]
ket [13]. This kind of devices already was reported in the
late 90’s [14].
In analog VLSI, the translinear approach [15] provides
compact and fast implementation of such basic blocks, being
very suitable when using bipolar transistor; however, the MOS
transistor exhibits an exponential characteristic only in weak
inversion, which severely limits speed.
In order to enhance the frequency limitations of translinear
circuits in standard CMOS technology, a new translinear cell
as a reconfigurable analog block in a FPAA was proposed
in [2, 16]. Some of the most common basic operations in
FPAA are filtering and non-linear functions, e.g., products and
divisions.
This paper aims to the application of an FPAA as a
reconfigurable signal processing element. The reconfigurable
translinear cell architecture is described in section II. Section
III shows the mapping of a four-quadrant multiplier and a
fourth order low-pass filter in the FPAA. Finally the simulation
results for the multiplier and filter are presented in section IV.
II. RECONFIGURABLE TRANSLINEAR CELL
ARCHITECTURE
Fig. 1 shows the proposed RTC block diagram. The
translinear cell contains the translinear element (TE) [16],
a Programmable Current Mirror (PCM) block, 6 and 7-bit
Programmable Current Sources (PCS 6-bit) and (PCS 7-
bit) blocks, a Programmable CAPacitor (PCAP) block, three
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Figure 2. Four-quadrant multiplier schematic
Switch Matrices (SM), a configuration memory (REG), con-
figuration switches and an additional MOS transistor.
The main block is the TE, based on a wide dynamic
ranges fully CMOS-compatible circuit presented in [16, 17].
The programmable current mirror can be configured to scale
input currents by 3, 2, 1, 1/2 and 1/3 times. The range of
input and output currents of the mirror must be close to the
dynamic range of the translinear element. The 6 and 7-bit pro-
grammable current sources provide the two biasing currents to
the translinear element, in fact the 7-bit current source can be
configured as a general bias source with three different ranges,
from 0 to 10 nA, 1 µA and 100 µA. The programmable
capacitor is needed for log-domain filters applications. This
capacitor can be tunable in a range of 1.25 − 2.5 pF . Despite
this programmability is limited, cutoff frequency is usually
set by means of transconductance in translinear circuits (see
eq. 2). The switch matrices provide interconnection among
cells and the configuration switches configure the translinear
cell, both by means of configuration memories. The MOS
transistor in Fig 1 is an alternative to provide an emitter-
follower connection forcing the collector current, using the
Enz-Punzenberger (EP) configuration [18].
The RTC has 7 different forms to be configured: 1) as pure
TE, 2) TE with EP connection, 3) as bias current source cell, 4)
as bias current source with a programmable capacitor, 5) as a
current mirror cell, 6) as current mirror with a programmable
capacitor and finally 7) as pure programmable capacitor cell.
The developed FPAA testchip contains a 5 × 5 RTC array,
details on this testchip and layout can be found in [2]. These
cells can be connected and configured as desired to form a
specific circuit. For the interconnects, four rails in each row
and column are provided, and every RTC is connected to the
rail of corresponding row and column via switch matrices.
III. APPLICATION EXAMPLES MAPPING
In Fig. 2 a four-quadrant multiplier schematic is depicted.
Applying the translinear principle [19], where in a closed loop
the product of clockwise currents is equal to the product of
counterclockwise current, we obtain:
I+o − I−o =
(Ix+ − Ix−) (Iy+ − Iy−)
Iu
(1)
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Figure 3. Four-quadrant multiplier mapping
Where I+x , I
−
x , I
+
y and I
−
y are the differential inputs, Iu is
a bias current source, I+o = I
+
z1 + I
−
z2 and I
−
o = I
+
z2 + I
−
z1 are
the differential outputs. The translinear elements from TE1 to
TE6 show the classic topology of a two-quadrant multiplier,
and the working principle can be found on [19]. To sketch
the four-quadrant multiplier, two topologies of two-quadrant
multiplier were cascaded.
Fig. 3 depicts the mapping of the four-quadrant multiplier in
a 4 × 5 slice of the FPAA. To implement this circuit 14 cells
were needed, 10 of them configured as translinear elements, 2
cells with EP connection and 2 more cells operating as bias
current sources (Iu). The dotted lines show the interconnectiv-
716Authorized licensed use limited to: UNIVERSITAT POLITÈCNICA DE CATALUNYA. Downloaded on February 22,2010 at 09:18:01 EST from IEEE Xplore.  Restrictions apply. 
BC
E
B
C
E
B
C
E
B
C
E
Iin Ib
Iout
VrefVref
C1
...
B
C
E
B
C
E
Ib
Cn
TE1 TE2 TE3 TE2n
TE2n+1 TE2n+2
Input Stage 1st Stage nth stage Output Stage
Figure 4. nth-order low-pass filter schematic
ity among RTCs by means of switch matrices. The RTCs must
be distributed in such a way that inherent circuit symmetry
is preserved. Special care should be taken with the switch
placement, otherwise an asymmetrical RTC mapping causes
different voltage drop on the rails, due to the number of serial
connected switches, producing mismatch among RTCs.
Following the same procedure, a fourth-order low-pass filter
was mapped, where 18 cells were used to configure the
FPAA, 5 of them as translinear elements, 5 cells with EP
connection, 4 cells operating as bias current sources (Ib)
and 4 more cells operating as bias current sources (Ib) with
programmable capacitor (Ci). Fig. 4 shows the general nth-
order low-pass filter schematic. The input stage is a translinear
element with EP connection, the next stages define the filter
order, each i-stage provides a pole by means of capacitor
Ci that is placed between TE2i and TE2i+1 to ground.
The output stage is a simple translinear element. The pole
frequency of each filter stage is given by,
fci =
gm2i
2piCi
(2)
Where gm2i is the transconductance of the translinear ele-
ment 2i and Ci is the capacitance that provides the dominant
pole at each stage i. With these two parameters the translinear
filter can be tuned to a specific cut-off frequency.
IV. APPLICATION EXAMPLES RESULTS
This section presents simulation results for the four-quadrant
multiplier and the fourth-order low-pass filter at transistor
level, taking into account the parasitics effects. Simulation
results were obtained with Spectre and the programming of
the RTC registers was optimized by means of a functional
description in Verilog of these digital elements and mixed-
signal simulation to achieve short simulation times.
A. Four-Quadrant Multiplier
In Fig. 5 the DC characteristic of the four-quadrant translin-
ear multiplier at different tuning currents is depicted. The para-
metric analysis shows the different curves with a differential
input Ix = I+x − I−x : −10 µA, −6 µA, −2 µA, 2 µA, 6 µA
and 10 µA. Fig. 6 shows the log-scale linearity in five decades
with a differential input Ix = I+x −I−x : 10 µA, 1 µA, 100 nA,
10 nA and 1 nA.
Fig. 7 shows the multiplier transient response using a con-
stant of 5 µA bias added to a 1 MHz sine wave of 2.5 µApp
with opposite phase in each input I+x and I
−
x . Input I
+
y is
Figure 5. Four-quadrant translinear multiplier DC response at
different tuning currents Ix = I+x − I−x : −10 µA, −6 µA, −2 µA,
2 µA, 6 µA and 10 µA
Figure 6. Four-quadrant translinear multiplier log-scale DC response
simulation at different tuning currents Ix = I+x − I−x : 10 µA, 1 µA,
100 nA, 10 nA, 1 nA
Figure 7. Transient response of the four-quadrant translinear multi-
plier
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Figure 8. Fourth-order low-pass filter. Frequency Response at differ-
ent tuning currents. From left to right tuning current Ib is: 1 nA, 10
nA, 100 nA, 1 µA and 10 µA, with a capacitance of 2.5 pF .
driven by a 50 kHz triangular wave from 10 µA to 0 µA,
while input I−y is driven by a 50 kHz triangular wave from
0 µA to 10 µA. The Iu bias currents have been implemented
with PCS cells and set to 9.6 µA in all simulation results.
The output current is a 5 µApp sine wave modulated by the
triangular wave, as shown. Notice modulated signal phase shift
due to triangular wave zero crossings.
B. Fourth-Order Low-Pass Filter
The second signal-processing application is the fourth-order
low-pass filter, tuned at different cut-off frequencies, as is
shown in Fig. 8. The cut-off frequency was fixed by means of
Ib which determines the transconductance. Ci was configured
to 2.5 pF for all stages fixing all poles at the same frequency
and Ib was set to 1 nA, 10 nA, 100 nA, 1 µA and 10 µA
to have cut-off frequencies of 1 kHz, 10 kHz, 100 kHz,
1 MHz and 10 MHz respectively. The last curve has a cut-
off frequency at 7 MHz approximately and a steep slope due
to the translinaer element bandwidth limitation. The rest of the
curves have a slope of 120 dB/dec approximately, correspond-
ing to the expected fourth-order slope. Emitter degeneration by
means of an active resistor was needed to reduce variation of
the filter DC gain with the cut-off frequency.
V. CONCLUSION
In this paper we have presented the successful mapping
and simulation of two typical signal-processing application
circuits, four-quadrant multiplier and fourth-order low-pass
filter, based on a 0.35 µm CMOS reconfigurable translinear
FPAA. The simulation results validated the reconfigurability
and the functionality of the 25-cell field programmable analog
array, where each RTC has an area of 232 µm × 159 µm,
with an overhead of the configuration memory of 12 %. In
particular, for the four-quadrant multiplier the dynamic range
reaches five decades and an application as a modulator has
been shown, for the low-pass filter a cut-off frequency can
be tuned by means of a bias current source Iu. Experimental
results on the manufactured testchip will be available in the
near future.
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